



# Paralleling SiC MOSFETs: a robust approach for high-power converter performance and thermal management

*Salvatore La Mantia, Technical Marketing Manager, ST*


**Bodo's  
Wide Bandgap  
Event 2025**

*Making WBG Designs Happen*

***SiC***

# SiC MOSFET - packaging

## Research in advanced package technologies



**Leadless packages**  
Enablers for miniaturization

**Leaded packages**  
Std packages for economy of scale

**Top-side cooling SMD**  
Connected on heatsink for excellent cooling

**Multisintering package**  
High reliability, high power density

**Modular package**  
Multipurpose configurations

**Bare dice**  
High-temperature or in-house assemblies

PowerFLAT 8x8 HV TO-LL



HiP247 HiP247-4 H2PAK-7 TO247-4 HC



HU3PAK\*



HU3PAK HC



STPAK\*



ACEPACK\* SMIT



ACEPACK\* 1, 2 & 3




roadmap

Tested dice in T&R Wafer on Sticky foil



# SiC MOSFETs - Product Portfolio

All P/N in Mass Production




# Power Switch Parallelization


Why we talk about parallelization?

# Benefits of parallelization

## 1. Thermal



**HU3PAK**



| Devices                             | Total Rdson<br>(Configuration)        | Equivalent Thermal<br>resistance J-case | Equivalent<br>Thermal<br>resistance<br>case-heatsink* | Equivalent Total<br>thermal resistance<br>Junction-heatsink | $\Delta T_j$ for each<br>100 W<br>Power<br>Losses |
|-------------------------------------|---------------------------------------|---|---|---|---|
| <b>SCT019HU120G3AG</b>              | <b>9.6 mΩ</b><br>(2 x 19.2mΩ in //)   | 0.15°C/W<br>(2 x 0.3 in //)             | 0.3°C/W<br>(2 x 0.6 in //)                            | 0.45°C/W<br>(2 device in //)                                | 45°C  |
| <b>SCT025HU120G3AG</b>              | <b>13.5 mΩ</b><br>(2 x 27mΩ in //)    | 0.2°C/W<br>(2 x 0.4 in //)              | 0.3°C/W<br>(2 x 0.6 in //)                            | 0.5°C/W<br>(2 device in //)                                 | 50°C  |
| <b>SCT040HU120G3AG</b>              | <b>20 mΩ</b><br>(2 x 40mΩ in //)      | 0.25°C/W<br>(2 x 0.5 in //)             | 0.3°C/W<br>(2 x 0.6 in //)                            | 0.55°C/W<br>(2 device in //)                                | 55°C  |
| <b>9.6 mΩ 1200V<br/>(simulated)</b> | <b>9.6 mΩ</b><br>1 x device in HU3PAK | 0.2°C/W                                 | 0.6°C/W   | 0.8°C/W<br>(one device)                                     | 80°C  |

Two devices in parallel provides significantly better thermal behavior than a single switch

# Results of best TIM material measurements for HU3PAK

1) 0.32 K/W Gap-Filler pad – 0.7mm thickness



2) 0.33 K/W Liquid Gap-Filler – 0.7mm thickness





3) 0.35 K/W Al<sub>2</sub>O<sub>3</sub> ceramics + Thermal paste + Counterplate – 1.0mm thickness



# Benefits of parallelization

## 2. Switching losses




Comparing 2 devices in parallel and single device with comparable  $R_{DSon}$   
2 devices will generate lower switching losses

# Challenge

$V_{th}$  and  $R_{DSon}$  impact to switching losses  
Two MOSFETs in parallel – issue explanation

## Drain Current during turn ON



Ideally both MOSFETs conduct half of total current and generate half turn ON losses each.

Due to lower  $V_{th}$  MOSFET 1 turn ON early compared to MOSFET 2. The consequence is the current through MOSFET 1 will be higher than expected and consequently will generate more turn ON power losses than MOSFET 2.



# Challenge

## $V_{th}$ and $R_{DSon}$ difference


- $V_{th}$  difference
  - Causes one device is turning ON/OFF earlier than other one thus conducting higher current during switching → This part generates higher switching losses
  - At higher temperature  $V_{th}$  is lower – it introduces positive feedback loop
- $R_{DSon}$  difference
  - Part with lower  $R_{DSon}$  conducts more current. As conductive losses depends on the  $I_{rms}$  square, this part generates more conductive losses
  - $R_{DSon}$  is higher at higher temperature – it introduces negative feedback loop
- Effect of unbalance can be also partly reduced by thermal “crosstalk”
  - it introduces negative feedback loop

$\Delta V_{th}$  350mV  
 $\Delta R_{DS(on)}$  1.1m $\Omega$

# Practical example – Unbalanced $V_{th}$ and $R_{DS(on)}$

| High $V_{th}$              |                  | Low $V_{th}$               |                  |
|----------------------------|------------------|----------------------------|------------------|
| $R_{DS(on)}$ [m $\Omega$ ] | $V_{GS(th)}$ [V] | $R_{DS(on)}$ [m $\Omega$ ] | $V_{GS(th)}$ [V] |
| 27.20                      | 3.063            | 26.32                      | 2.750            |


- SiC MOSFET 27m $\Omega$ , 1.2kV,
- $V_{th}$  difference – 350mV,  $\Delta R_{DS(on)}$  1.1m $\Omega$
- Configuration of step-up converter
  - From 400 V<sub>DC</sub> to 800 V<sub>DC</sub>, output up to 15kW
- All devices on same heatsink with thermal pads (electrically insulating)
  - Defined contact pressure to the heatsink
- Measuring both  $V_{GS}$  and  $V_{DS}$  with optical isolated probes
- Monitoring temperature of heatsink, heatsink under each MOSFET as well as temperature of case of each device



Monitoring especially low-side MOSFETs ( $Q_2$ ,  $Q_4$ ) as these are most stressed in this type of configuration

$\Delta V_{th}$  350mV  
 $\Delta R_{DSon}$  1.1m $\Omega$

# Practical example – Unbalanced $V_{th}$ and $R_{DSon}$ Result



Power losses of one device for **ideal conditions**.  $V_{th}$  of both parts is similar.

Power losses for one device of **more stressed device** for **different  $V_{th}$**  (350mV).

- One device power losses between **ideal** condition and **worse** case condition was **0.5W (2%)**


$\Delta V_{th}$  250mV  
SCT019HU120G3AG




# Layout impact – tests with HU3PAK

## Comparison on signal level

Tur ON – current waveform  
Non ideal layout (2 layer)




Tur ON – current waveform  
Very good layout (4 layer)



Blue –  $I_D$  through MOSFET 1  
Orange –  $I_D$  through MOSFET2

Significant unbalance and oscillation due to  $V_{th}$  difference and non ideal layout




Blue –  $I_D$  through MOSFET 1  
Orange –  $I_D$  through MOSFET2

Thanks good layout the currents are in similar tracks even Threshold difference


# SiC HU3PAK vs Power Module

## PCB Area layout examples

Discretes enable great flexibility vs design optimization



Parallel MOSFETs - Optimized for thermal resistance



Optimized for number of devices reduction (or interleaved solution)





# Conclusion

# Conclusion

- **Parallelization** allows to achieve **higher power transfer** thanks to:
  - Reduction of thermal resistance to heatsink allowing to reduce device temperature
  - Reduction of switching power losses (turn OFF)
- **Parallelization** allows **using discretes** for application typically covered by **power modules**
- Potentially  $R_{th}$  and  $V_{th}$  differences leads to different power - but
  - $R_{DSon}$  difference impact to conductive losses is naturally compensated by  $R_{dsn}$  vs thermal dependance
  - $V_{th}$  difference (for presented example) – deviation between higher temperature device and ideal condition is in range of few %
  - The **good layout** (reduction of commutation loop) helps to reduce  $V_{th}$  impact to current unbalance

# Our technology starts with You



Find out more at [www.st.com](http://www.st.com)

© STMicroelectronics - All rights reserved.

ST logo is a trademark or a registered trademark of STMicroelectronics International NV or its affiliates in the EU and/or other countries.

For additional information about ST trademarks, please refer to [www.st.com/trademarks](http://www.st.com/trademarks).

All other product or service names are the property of their respective owners.

